Abstract-The series-resonant converter (SRC) has been used in several application and it recently became popular for Smart Transformers (STs). In this application, the efficiency and reliability are of paramount importance. Although many papers have addressed the design challenges to improve the converter efficiency, discussions about the reliability are still missing in literature. In this context, this paper presents a design procedure focusing on the efficiency and reliability improvement of the SRC for ST application. To improve the efficiency, losses modeling in all components is carefully carried out. Additionally, SiliconCarbide (SiC) MOSFETs are used to reduce the conduction and switching losses. The reliability is addressed on the converter design by taking the lifetime of the resonant capacitor and the stress on the main components. Experimental results obtained for the optimized 10 kW series resonant converter has shown an efficiency of 98.61%.
I. INTRODUCTION
The series-resonant dc-dc converter (SRC) has been very used in a large range of voltage and power application, such as wireless power transfer for electrical vehicle [1] - [4] (24-600 V / 5-100 kW), battery charger [5] - [6] (24-600 V / 5 100 kW), renewable energy system [7] - [10] (0.1-500 kV / 0.1-100 MW) and high voltage power supply for specific application, such as traveling-wave tube (TWT) for satellite application [11] (1-10 kV / 1-100 kW). Because of its characteristic of output voltage regulation in open loop, associated to its feature of soft-switching, the converter became very popular in Smart Transformer (ST) [12] application. Hence, this converter has been used to implement the dc-dc stage of ST's architectures based on modular [13] - [15] and also non-modular [16] concept.
In this kind of application, high efficiency is extremely desired and many optimization methods focusing on the efficiency improvement have been discussed in the literature [15] . Besides that, the continuity of operation is of paramount importance and then a highly reliable system with a long lifetime is required [17] . Although the reliability is considered even more important than the efficiency in ST application, issues related to the SRC reliability has not been intensively investigated. Currently, very few papers have addressed reliability improvement of dc-dc converters by using fault tolerance approach [18] , [19] and the lifetime extension approach for dc-dc converters has not yet been discussed on the literature.
In this context, this paper presents an optimum design of the SRC used as a building block of the dc-dc stage of the ST. The design is focused on the efficiency and reliability optimization. The modular ST architecture using the SRC as a module is presented in Fig. 1 , while the topology of the SRC (including the parasitic elements) is shown Fig. 2 . The input of the converter is connected on the medium voltage (MV) side of the system and its output is connected to the low voltage (LV) side. To achieve a very high efficiency, the loss modeling in all components is carried out and the characteristic equations are obtained. To further improve the efficiency, SiC MOSFETs with very low on-state resistance are used, reducing drastically the conduction losses. Moreover, the high frequency transformer is carefully designed in order to obtain lowest losses with the smallest size. The reliability is addressed by using the converter lifetime assessment and extension approach. One of the most faulty components of the SRC is the resonant capacitor (C r ). Thus, the influence of the converter parameters selection on the capacitor lifetime is evaluated, with the aim to extend the lifetime of this components and, consequently the converter lifetime.
The paper is divided as follows: section II describes the operation principle of the SRC, where the main equations for the design are provided. The losses model in all components of the converter are computed and discussed in section III. In section IV, the capacitors lifetime model is derived and a discussion about the influence of the tank circuit components (resonant inductor L r and capacitor C r ) selection on the capacitors lifetime is presented. Finally, experimental results The topology of the SRC based on full-bridge configuration (FB-SRC) is shown in Fig. 2 , while its specification is shown in Table VI . The most efficient operating point of the SRC is when it operates in the discontinuous conduction mode (DCM) with the switching frequency ( f s ) equal or slightly below the resonance frequency ( f o ). In this operation mode, the primaryside switches achieve zero-voltage-switching (ZVS) and lowcurrent switching, the output diodes achieve zero-current switching (ZCS). As additional advantages, the converter has good transformer utilization and also low EMI emission, due to the smooth current shape (low di/dt). According to [20] , the main problem with the SRC is the lack of input voltage regulation. On the other hand, it is an advantage for ST application, once the system has enough degrees of freedom to control the input voltage by using the front-end rectifier (first stage). Consequently, the open-loop operation of the SRC makes the system simpler and inexpensive, since the number of sensors can be reduced.
The main waveforms in this operation mode are shown in Fig 3. To support the analysis, the variables resonant frequency ( f o ), resonant angular frequency (ω 0 ) and characteristic impedance of the resonant network (Z) are defined by (1) , in terms of the resonant inductor (L r ) and capacitor (C r ) of the tank circuit.
To operate in dcm, the converter parameters must satisfy the conditions presented in (2) [21] , where γ is the angular length of one half switching period and I o is the load current. From these conditions it is possible to design L r and C r , considering the operation range of the converter. As the converter with unit gain, the output voltage is defined as (3)
Generally, the converter is designed to operate at the resonant frequency ( f s = f o ) [22] , reaching then the maximum efficiency point. To do so, the pair L r and C r have to satisfy the condition imposed in (1) . Thus, there is one degree of freedom to select one of these parameters, while the other is chosen consequently. Nevertheless, the selection of the pair L r and C r has an impact on the current and voltage effort on the resonant capacitor, influencing its lifetime. Therefore, the selection of L r and C r plays an important role not only on the converter efficiency, but also on the components lifetime. This aspect will be discussed in the next sections.
III. LOSSES ANALYSIS OF THE SRC
As mentioned before, the losses in the main components of the SRC must be carefully computed in function of the main converter parameters, with the aim of properly selecting these parameter, minimizing the losses.
A. Semiconductors
In order to take advantage of the high performance of the new SiC devices, SiC MOSFETs of 1.2 kV voltage rating are considered for the primary side. For the secondary side, active switches need to be used, because of the bidirectional power flow requirement of the converter. However, most of the time, the converter processes direct power flow, while reverse power flow will occurs very rarely. For this reason, on the secondary side of the converter, standard IGBTs in parallel with high performance SiC diodes are used. The list of the considered semiconductors is presented in Table II The conduction losses of the primary side MOSFETs can be calculated by (4) , where the on-resistance (R dc(on) ) is function of the drain-source current (i dc ), junction temperature (T J ) and gate voltage (V gs ). Assuming a constant junction temperature of 100 • C and a constant gate voltage, the equation is simplified to (5) . As can be observed, the conduction losses depends on the inductor peak current (i Lpk ) and also γ. Both parameters are highly depends on the tank circuit components (L r and C r ).
The conduction losses of the secondary side diodes can be calculated in function of the current and devices parameters by (6) . Similarly as for the MOSFET, the diodes conduction losses are highly dependent on L r and C r . The influence on L r and C r is discussed in section V.
As the converter operates under soft-switching condition with ZVS and ZCS on the primary side and ZCS on the secondary, the switching losses can be neglected.
B. DC-Link Capacitor
For the dc-link capacitor, the aluminum electrolytic capacitor from EPCOS, with 1000µF capacitance and voltage rating of 450 V is used. The capacitor has an equivalent-series resistance of R ESR = 55mΩ. Because of the voltage rating of the capacitors, two devices needs to be connected in series. The losses on this component are calculated according to
C. High Frequency Transformer
In order to optimize the transformer losses, taking into account also the transformer size, a computer-aided design was carried out, and the algorithm flowchart is depicted in Fig. 4 . The database based on suitable E-type ferrite cores was created and the list is shown in Table III . Only E-type core were considered, assuming parallel configuration for the implementation and all the considerations are described in Table III . The core-type construction, as shown in Fig. 4 is also assumed. The algorithm starts with the smallest core selection, in this case a single E 55/28/21, and then the basic design is performed. In this point, the number of turn of both windings is calculated and the wires are selected. In the next point, the implementation feasibility is verified by comparing the available window area of the selected core with the area required for the design. If the transformer can not be built, a bigger core is selected and the procedure starts again. Otherwise, the algorithm goes to the next point: losses calculation. For the wire losses, the skin and proximity effect are considered additionally to the dc losses. To avoid the skin effect, litz wire is used. To losses caused by proximity effect are estimated based on [23] . For the core losses, the Steinmetz equation due to the almost pure sinusoidal current waveforms [24] is used. Finally, the temperature is estimated according to [25] under the assumption of natural convection cooling. The design result is summarized in Table IV . Discussions about the transformer implementation and experimental verification are presented in Section V.
IV. RELIABILITY ASSESSMENT To achieve high reliability, the most frequent device failures are evaluated and a failure mode and effect analysis (FMEA) for the SRC is carried out, as shown in Table I . According to the industries reports [26] , [27] , the most susceptible device on the SRC is the the primary side semiconductor, that is usually implemented using MOSFETs [26] , [27] . In the second place is the resonant capacitors (C r ).
To improve the robustness of the converter and consequently the smart transformer reliability, the failure causes on these two components are analyzed and a solution to avoid or postpone the fault in each case is proposed.
A. Primary side semiconductor failure
As can be observed in Table V , the faul on the switches reported in [27] , regardless the reason, leads to a short-circuit (SC) state of this device. Hence, a solution to avoid this problem, keeping the converter still operational, is to use the fault tolerant SRC topology proposed in [18] (shown in Fig.  5) , instead of the classic one shown in 2. Additionally, the topology presented in 5 is also resilient to open-circuit (OC), making it a suitable solution for every kind of semiconductor fault of the primary side.
B. Resonant Capacitor failure
The resonant capacitor is listed as the second most failure device. The reasons for that are the start-up conditions (leading to an overvoltage), and also the current stress caused by the load variation (as short-circuit or overload). Normally, most of the failures lead to an OC condition. In order to postpone as much as possible the capacitor failure, its lifetime model is evaluated, in order to implement a reliability-based design.
The Metalized Polypropylene Film (MPPF) capacitors from WIMA (MKP10 series) are used to implement the tank circuit. The considered capacitors are: 150nF, 3300nF, 6800nF, all rated for 400Vac/650Vac. According to [28] , for this kind of capacitor, the lifetime model is given by (9), which depends on the operation temperature (T ), operation voltage (V ) and characteristic constants (E a and E b ) [28] . The operation temperature of the capacitor is directly related to the rms current of the tank circuit (i L(rms) ). The peak voltage on the capacitor is given by (10) [18] , which is function of the resonant capacitance and output power (represented by the input current I i ). Then, not only the tank circuit current, but also the capacitor voltage operation and overvoltage during start-up and load variation depend on the L r and C r pair selection.
In this context, the influence of the L r and C r selection on the capacitor lifetime is evaluated. To do so, the equation ) and all these mentioned parameters are written in function of L r and C r . Thus, the capacitor lifetime model in function of L r and C r is derived and a graphic summarizing the result for the studied case is plotted in 6 (b).
C. Tank Circuit Parameter Selection
Using the previous losses equations, a similar procedure is carried out to obtain the influence of L r and C r on the converter losses. Therefore, the estimated efficiency of the converter in function of L r and C r is also obtained, as shown in 6 (a). As can be observed, the efficiency reaches its maximum value when f o = f s , as expected and already discussed. In the graphic 6 (b), the capacitor lifetime is longer for lower value of L r and higher values of C r . Therefore, to extended as much as possible the capacitor lifetime, the inductance L r must be as low as possible, while the capacitance C r should be as big as possible, keeping f o constant. The minimum inductance value possible is constrained by the leakage inductance of the transformer. Therefore, only the leakage inductance of the transformer should be used and no external inductance is added. 
V. PROTOTYPE IMPLEMENTATION AND EXPERIMENTS RESULTS
In order to evaluate the converter performance experimentally and verify the presented design procedure, a prototype was built and tested. The main specifications are shown in Table VI . The transformer implementation, converter construction and the final results are discussed.
A. High Frequency Transformer Implementation and Tests
The high frequency transformer (HFT) was implemented according to the design presented in Section III. As a result of the design, 2 cores E65/32/27 from EPCOS/TDK were used in parallel and the physical implementation is described in Table IV . The implemented transformer was experimentally evaluated and its main parameters, as well as the core losses and wire losses were obtained. The intrinsic parameters of the transformer are shown in Table VII .
In order to evaluate more carefully the losses on the transformer, the open-circuit and short-circuit tests were performed according to [29] . With these tests, it is possible to separate the core losses from the wire losses, and to obtain the wire losses decomposition in ac and dc losses. The total losses of the HFT are presented in Table VII , while the losses distribution is depicted in Fig. 12 . As can be observed, the wires are responsible for most of the losses (61%), where 22% of this value are the ac losses, due to the proximity effect. The expected ac losses is between 20% and 30% of the total wire losses. Thus, the obtained value is in accordance to the analysis, showing a good implementation of the transformer.
Finally, the temperature were measured in both tests, in order to check the temperature rise due to the core and wire losses individually. The results are presented in Fig. 7 and it is observed that the temperature is well below the maximum of 100 • C.
B. Final Prototype Assembly
Once the resonant frequency and the transformer leakage inductance are chosen, the resonant capacitance (C r ) can be selected. As discussed in section IV, the resonant inductance should be the transformer leakage inductance, then L r = 13.5µH. To select the resonant frequency, the dead-time between the semiconductors of the same leg should be taken into account. Besides that, a resonance frequency slight above the switching should be selected, so that the inductor current can have a small zero-time, allowing the semiconductors to deplete their stored charge. Therefore, assuming a dead-time of 1µs, the resonance frequency of f o = 21.7kHz is select. To obtain this value, the resonant capacitance should be C r = 4.3µF. Thus, the C r is implemented by using 9 capacitors of 330nF and 2 capacitors of 680nF connected in parallel. Fig. 8 shows the photo of the implemented prototype. As aforementioned, the converter operates in open loop and the gate signals are generated by the DSP. Although two different SiC MOSFETs were considered during the design, the results shown is this paper were obtained using the SiC MOSFET C2M0025120D, because of their lower on-resistance. For the secondary side, the silicon IGBT IHW40N120R3 was used in parallel with the SiC diode C4D20120D. The SiC diode was selected because of its very low reverse recovery charge.
C. Experimental Results
The experimental results were obtained for the converter operating in steady-state at nominal load, where the main waveforms were saved and the thermal behavior of the main components was evaluated by a temperature measurement system. Additionally, the converter efficiency and the losses distribution on the components are verified and discussed. The results are summarized from Fig. 9 to Fig. 12 .
The main waveforms obtained experimentally for the converter operating in steady-state in nominal condition (i.e. 10 kW, 600 V to 700 V) are shown in 9. In Fig. 9 (a) , the primary side voltage (v p ), the voltage over the resonant capacitor (v Cr ) and the tank circuit current (i Lr ) are shown. Fig. 9 (b) shows the current and voltage on the primary side semiconductor (s 1 ), where soft-switching operation is verified. As expected, the primary side semiconductors turn on in ZVS and turn off in ZCS. The commutation detail is also depicted in Fig. 9  (b) . Similarly, the current and voltage on the secondary side diode (d 1 ) are presented in Fig. 9 (c) , where ZCS operation during turn-on and turn-off is observed. Therefore, these results confirmed that the switching losses can be completely neglected during the design of the converter.
The temperatures of the transformer, the primary and secondary side semiconductors for the converter operating at nominal condition are depicted in Fig. 10 . As can be noticed, the hotspot on the transformer has an temperature of 89 • C, which is below the maximum of 100 • C defined by the design. The secondary side semiconductors have higher temperature, because of their higher losses compared to the primary side semiconductors.
Finally, the efficiency curve in function of the output power is shown in Fig. 11 , while the losses distribution is presented in Fig. 12 . The efficiency curve was obtained experimentally using the high performance power analyzer WT1800 from Yokogawa (basic power accuracy of 0.02%). As can be seen, the converter has achieved a peak efficiency of 98.61% at a power level of around 4kW , while at nominal load the converter has achieved around 98.1% of efficiency. This results confirmed the optimum design of the converter, as well as the high potentiality of the SiC technology in this application. Evaluating the losses distribution depicted in Fig. 11 , it is noted that the transformer is responsible for most of the losses. It is important to note that the conduction losses of the MOSFETs are lower than the diode conduction losses, even having high rms current, since the MOSFET is connected on the LV side.
VI. CONCLUSION
The series resonant converter is a promising topology to be used as building block of the modular dc-dc stage of smart transformer. In this system, high efficiency and reliability are extremely desired. In this paper an optimum design of a series resonant converter to obtain not only high efficiency, but also high reliability was proposed.
To obtain high efficiency, the losses were carefully modeled and a minimization procedure is performed. Additionally, SiCMOSFETs with very low on-resistance were used on the primary side, while SiC diode associated with IGBT were used on the secondary side of the converter.
To increase the reliability, the two most critical devices are analyzed: the primary side semiconductor and the resonant capacitor. To avoid fault on the switch, a fault-tolerant SRC topology was proposed to be used instead the classic one, avoiding the interruption of the system in faulty case. To extend the reliability of the resonant capacitor, its lifetime model is used and a trade-off between the resonant tank parameters selection is found. As a results, the resonant tank circuit should have a high capacitance value (C r ) and small inductance value (L r ) (for a given resonant frequency). Following this procedure, the capacitor lifetime is extended. In that case, only the leakage inductance of the transformer should be used as the resonant inductor, and no additional components should be included.
Finally, experimental results were provided for a 10 kW prototype. The proposed converter has obtained a peak efficiency of 98.61%, proving the validity of the presented design.
